module myand(
input clk_in,
input k,

output reg clk_out
);
always@(clk_in)
begin
	if (k) clk_out=clk_in;
	else clk_out=0;
end

endmodule